LEXICAL ELEMENTS	SCALAR TYPE DECLARATIONS	Incomplete type declaration for use in access type declaration	EXPRESSIONS
•Comments extend from to end of line	- Integer type declaration	type CELL : Access type declaration	
 Upper and lower case letters are equivalent except within 	type ADDRESS is range 0 to 16#FFFF#;	type LINK is access CELL ; type CELL is record	Aggregates ('0', '1', '0', '1', '0', '1') positional association (REGISTERS => named association
string literals and character literals.	type BiT_NUMBER is range 7 downto 0 ;	VALUE : INTEGER ;	(0 to 15 => (others => '0')),
•Character literals: 'A' 'a' '*' '''	Floating point type declaration	NEXT_CELL: LINK: end record:	PROGRAM_STATUS = > (others = > '0'))
*String literals: " "UPPER lower"	Floating point type declaration type FLOATING_POINT_REGISTER is range -16#0.7FFF_FF8#E+32 to 16#0.7FFF_FF8#E+32 ;		Function call
 Bit string literals: B*10_10* O*731* X*FF_DD* Physical literals: 5 kohm 20 msec 	1970		MAX(S1, S2) — function call with two parameters
Integer literals: 123_000_1E6_2#101#_16#F#E6	 Enumeration type declaration type LOGIC is ('X', '0', '1', 'Z'); 	NAMES	Allocators
*Floating point literals: 1_000.00 1.2E6 2#10.1#	•	Selected names	new CELL new object not explicitly initialized
16#F.0#E-6	Physical type declaration type RESISTANCE is range 0 to 1E10	CONTEXT.PSW element of record object CONTEXT GLOBAL_SIGNALS.GROUND signal declared in a package	new CELL*(0, null) new object initialized
DESERVED WOODS	type RESISTANCE is range 0 to 1E10 units	GLOBAL SIGNALS	Parenthesized expression
RESERVED WORDS	ohm :	WORK.all units in library WORK CURRENT CELL all object pointed to by access object	(S1 + S2)
abs else nand select access elsif new severity	kohm = 1000 ohm; end units;	CURRENT_CELL.all object pointed to by access object CURRENT_CELL	Qualified expression
after end next signal			BYTE'("00000000") specifies the type explicitly
alias entity nor subtyp o atl exit not	 Subtype with integer range constraint subtype ROM_ADDRESS is ADDRESS range 16#A000# to 	Indexed names BYTE(0) element of one-dimensional array	T
and null then architecture file to	16#FFFF#;	GP_REGISTERS(1)(15) element of one-dimensional array	Type conversion LONG(INDEX) converts value of INDEX to type LONG
array for of transport	Subtype with enumeration constraint	of one-dimensional arrays SCREEN(10, 0) element of two-dimensional array	
assert function on type attribute open	subtype THREE_LEVEL_LOGIC is LOGIC range '0' to 'Z';	,	ATTRIBUTE DECLARATIONS AND
generate or units		Slice names	SPECIFICATIONS
begin generic others until block guarded out use	 Subtype with resolution function subtype BUS_LOGIC is RESOLVE_DRIVERS 	ROM(0 to HIGH_ADDRESS) GP_REGISTERS(1)(31 downto 31)	Attribute declaration
body	THREE_LEVEL_LOGIC :		attribute LEVEL : NATURAL :
bus in port		Attribute names	Attribute specification
inout procedure wait case is process when	OTHER TYPE DECLARATIONS	S'STABLE(2 NS) predefined signal attribute SCREEN'RANGE(1) predefined array attribute	attribute LEVEL of U0, U1 : label is 2 ; attribute LEVEL of others : label is 1 ;
component while	Constrained array type	ADDER'LOCATION user-defined attribute	attribute TECHNOLOGY of all : signal is CMOS;
configuration label range with constant library record	type BYTE is array (7 downto 0) of BIT; type BYTE is array (BIT_NUMBER) of BIT;		attribute ADDRESS of MAX_TEMP : constant is 16#E020# ;
linkage register xor		OPERATORS	
disconnect loop rem downto report	 Unconstrained array type type MEMORY is array (NATURAL range < >) of BYTE; 	OPERATORS	COMPONENT DECLARATIONS AND CONFIGURATION SPECIFICATIONS
map return	type memorit is alley (inclosing tanget a 2) of other	HIGHEST PRECEDENCE	Component declaration
mod	Two-dimensional unconstrained array type	exponentiation, absolute ** abs not	component CNTR
OBJECT DECLARATIONS	type PLOT is array (NATURAL range < > , NATURAL range < >) of BIT ;	value, complement	generic (T_RESET : TIME := 10 NS) ; port (CLOCK, RESET : in BIT ; INCR : buffer INTEGER) ;
Constant dealeration	· ·	multiplying * / mod rem	end component;
Constant declaration constant DELAY : TIME : = 10 NS;	 Subtype with index constraint subtype SMALL PLOT is PLOT(0 to 20, 0 to 20); 	sign (unary) + -	
Variable declaration	SUBTYPE SMALL_PLOT IS I COT(0 to 20, 0 to 20) .	adding and concatenation + - &	 Configuration specification (binds component instantiations to an entity/architecture pair and binds local generics/ports to
variable INSTRUCTION : BiT_VECTOR(15 downto 0) := X*0000*;	Record type declaration type MACHINE_STATE is record	relational = /= < <= >	formal generics/ports)
Signal declaration	type MACHINE_STATE is record REGISTERS : REGISTER_ARRAY ;	>=	for U1, U2; CNTR use entity WORK.COUNTER(BEHAVIOR) generic map (RESET_DELAY = > T_RESET)
signal ENABLE : BIT; Alias declaration	PROGRAM_STATUS: PSW;	logical and or nand nor xor	port map (CLK = > CLOCK, RESET = > RESET, SUM = > INCR):
Alias deciaration alias MODE : Bit is INSTRUCTION(15);	end record ;	LOWEST PRECEDENCE	SGM = > INGR);
SEQUENTIAL STATEMENTS			
If			
If PRESET = '0' and CLEAR = '0' then assert FALSE report "Flip-flop error";		Process U2: label is optional	
elsif PRESET = '0' and CLEAR = '1' then	Assertion assert not (PRESET = '0' and CLEAR = '0')	process	Concurrent assertion
OUTPUT <= '1': zero-delay signal assignment elsif PRESET = '1' and CLEAR = '0' then	report "PRESET and CLEAR both "0" severity ERROR;	 Type, object (but no signals), subprogram, attribute declarations, subprogram bodies, attribute 	CHECK_PRESET_CLEAR: Concurrent assertion has optional label
OUTPUT < = '0';		 specifications, and use clauses may occur here 	assert not (PRESET = '0' and CLEAR = '0')
clse OUTPUT < = INPUT after DELAY;	Signal assignment with transport delay S < = transport INPUT after 5 NS, '0' after 15 NS;	variable V : BIT := '0' ; begin	report "PRESET and CLEAR both '0" severity ERROR :
end if :	 Signal assignment with inertial delay and null transaction 	 Sequential statements may occur in a process OUT1 < = IN1 xor V after 5 NS; Sequential signal 	Concurrent procedure call
	S < = INPUT after 5 NS, null after 15 NS;	assignment	DECODE_INSTR: Concurrent procedure call has
Case case OPCODE is	Wait	V := IN1 and IN2 : Variable assignment walt on IN1, IN2 : Wait statement with sensitivity clause	optional label DECODE(INSTRUCTION, OPCODE, OPERAND1, OPERAND2);
when LOGICAL_OPS = > a subtype of type of OPCODE X_LOGICAL_OPS(INSTRUCTION); procedure call	wait on A, B until C = '0' for 100 NS;	end process ;	peoodelino month, or obee, or entirely a managery
X_LOGICAL_OPS(INSTRUCTION); procedure call when ADD_OP_LADC_OP = > union of choices		"	
when ADD_OP ADC_OP = > union of choices X_ADD_OPS(INSTRUCTION);	Return (see subprograms)	Generate	ENTITY DECLARATIONS AND ARCHITECTURE
when EQ_OP to GT_OP = > a bounded range X_REL_OPS(INSTRUCTION) :		SHIFTER: label is obligatory for I In SIZE downto 1 generate	BODIES
when others =>	CONCURRENT STATEMENTS	Concurrent statements, including nested generates, may occur in a generate	entity COUNTER is
assert FALSE report "Bad opcode" ; end case ;	Block	S(I) < = S(I - 1);	generic (RESET_DELAY : TIME := 10 NS) ; port (CLK, RESET : in BIT ; SUM : buffer INTEGER) ;
	CONTROLLER: label is obligatory	EVEN_BITS; If I mod 2 = 0 generate	Type, object (no variables), subprogram, attribute
case SELECT_LINES is case expression is one-dimensional	block port a block may have formal generics and ports	EVEN(I/2) <= S(I);	 declarations, subprogram bodies, attribute and disconnection specifications, and use clauses may occur
array of a character type when "00" = >	(S : DUT TRISTATE ; DATA 1, DATA 2 : TRISTATE ; C : BIT) ;	end generate ;	here
OUTPUTS < = "0001"; zero-delay signal assignment	port map actuals are associated with these formals	end generate :	begin Entity may contain concurrent statements that do
when "01" = > OUTPUTS < = "0010":	(S = > DATA_BUS, DATA_1 = > SENSOR_1, DATA_2 = > SENSOR_2, C = > ENABLE); Type, object (but no variables), subprogram, attribute,	Component instantiation statement	not assign to signals assert CLK = '1' or RESET = '0'
when "10" = >	 Type, object (but no variables), subprogram, attribute, component declarations, subprogram bodies, attribute. 	HA1: label is obligatory	assert CLK = "1" or RESET = "0" report "RESET timing error";
OUTPUTS <= "0100"; when "11" =>	 configuration and disconnection specifications, and use 	HALF_ADDER generic map (DELAY = > 10 NS) port map (X, Y, SUM);	end COUNTER;
OUTPUTS < # *1000*;	clauses may occur here begin	Personal March 1	
end case;	 Concurrent statements, including nested blocks, may occur 	Conditional signal assignment, simplest form	architecture BEHAVIOR of COUNTER is Type, object (but no variables), subprogram, attribute,
Loop, Exit, Next, Variable Assignment, Procedure Call	in a block end block :	SUM <= A + B after 10 NS; Conditional signal assignment, general form	 component declarations, subprogram bodies, attribute,
loop	Cita block	FF: label is optional	 configuration and disconnection specifications, and use clauses may occur here
L1: for I in S_HIGH downto S_LOW loop J:= 1: Variable assignment	Block with guard and disconnection specification	OUTPUT <= '1' after 10 NS when PRESET = '0' and CLEAR = '1' else	constant DELAY : TIME := 10 NS ;
L2 : while X(I) > Y(J) loop	DEVICE_1: block (C = '0') guard expression	'0' after 10 NS when PRESET = '1' and CLEAR = '0' else	begin Concurrent statements may occur in an architecture
if Y(J) = 0 then next L1; goes directly to top of loop L1	signal S: TRISTATE register ;	INPUT after 10 NS ;	SUM < ≃
end if:	disconnect S : TRISTATE after 0 NS ; begin	Selected signal assignment	SUM + 1 after DELAY when CLK = '1' and RESET = '0' else
SUMMATION(X(I), Y(I), SUM); Procedure call exit L2 when J = N; exits loop L2 when	 Guarded signal assignment. Since S was declared a 	DECODE: label is optional with SELECT_LINES select	0 after RESET DELAY
condition is TRUE	 register, when the guard goes false, this driver will disconnect after 0 NS 	OUTPUTS < = "0001" when "00".	when CLK = "1" and RESET = "1" else SUM after DELAY;
J := J + 1 : Variable assignment end loop L2 ;	S < = guarded DATA_1 after DELAY;	OUTPUTS <= "0001" when "00" . "0010" when "01" .	end BEHAVIOR;
end loop L1;	end block;	"0100" when "10" . "1000" when "11" ;	
exit when SUM > LIMIT; exits main loop when condition is TRUE		,	
end foop ;			
PACKAGE AND SUBPROGRAM DECLARATIONS	CONFIGURATION DECLARATION	FILE\$	
package TRISTATÉ is	configuration C1 of WORK.MEM_BOARD is MEM_BOARD is	File type	
 Type, object (no variables), subprogram, component, 	an entity Attribute specifications and use clauses may appear at the	type BIT_STREAM is file of BIT;	
 attribute declarations, attribute and disconnection specifications, and use clauses may occur here 	top of a configuration declaration	File objects	S'STABLE(T) - Has the value TRUE if there has not been sevent on S for T units of time.
type LOGIC is ('0', '1', 'Z');	for MEM_BOARD_BODY a block configuration; MEM_BOARD_BODY is an architecture of MEM_BOARD.	file TEST_DATA: BIT_STREAM is in "/usr/cs/tst001.dat"; file RESULTS: BIT_STREAM is out "/usr/cs/tst001.res";	an event on S for T units of time.
type WIRE_ARRAY is array (NATURAL range < >) of LOGIC; function WIRED_OR (P: WIRE_ARRAY) return LOGIC;	for M0 : MEMORY a component configuration; configures	rile RESULTS; BIT_STREAM is out "/usr/cs/tst001.res";	 S'QUIET(T) - Has the value TRUE when S has been quiet for T units of time.
subtype BUS_TYPE Is WIRED_OR LOGIC; procedure ADVANCE (variable STATE; inout CYCLE;	 a component instantiation in MEM_BOARD_BODY use entity PARTS.M UNIT(TCA12 400); 	Subprograms predefined for each file type:	-STRANSACTION - A BIT signal whose value toggles each
signal ENABLE : out LOGIC) ;	for TCA12 400	Subprograms predefined for each file type: procedure READ (F : In BIT_STREAM ; VALUE : out BIT) ; procedure WRITE (F : out BIT_STREAM ; VALUE : In BIT) ;	time S is active.
end TRISTATE;	for CONTROL : MCU use entity PARTS,MCU(TCA03_409) ; end for ;	procedure WRITE (F ; out BIT_STREAM ; VALUE : In BIT) ; function ENDFILE (F : In BIT_STREAM) return BOOLEAN ;	Attributes which are defined on a signal object S; resulting
	for U0: RAM use entity PARTS,B_DRAM(TCA10_813); end for;	, , /	attribute names are not themselves signals.
PACKAGE AND SUBPROGRAM BODIES	end for ;		 S'EVENT - Has the value TRUE if an event has just occurred on S.
package body TRISTATE is	end for ; for DATA : DATA_BUS use entity PARTS.E_BUS(TCA22_665) :	PREDEFINED ATTRIBUTES	S'ACTIVE - Has the value TRUE if S is active.
Type, object (no signals or variables), subprogram	end for ;	Attributes defined on type or subtype T.	S'LAST_EVENT - The amount of time that has elapsed
declarations, subprogram bodies and use clauses may occur here	end for ; end C1 ;	*T'BASE - The base type of T.	since the last event on S.
		=TLEFT - The left bound of T.	•S'LAST_ACTIVE - The amount of time that has elapsed
Function body		•T'RIGHT ~ The right bound of T.	since the last time S was active.
function WIRED_OR (P: WIRE_ARRAY) return LOGIC Is Type, object (no signals), subprogram, attribute	VISIBILITY	*T'HIGH - The upper bound of T.	-S'LAST_VALUE - The value of S before the most recent
 declarations, subprogram bodies, attribute specifications, 	Library clause makes name of library visible	•T'LOW ~ The lower bound of T.	event on S.
and use clauses may occur here begin		TPOS(X) - The position number of X in the base type of T.	Attributes which are defined for architecture or block B.
 Sequential statements may occur in a function 	library PARTS ;	 ■TVAL(X) - The value in T of position X. 	B'BEHAVIOR - Has the value FALSE if B contains a component instantiation statement.
for I in P'RANGE loop if P(I) = '1' then	 Names of libraries WORK and STD are automatically visible, 	•T'SUCC(X) - T'VAL(T'POS(X) + 1)	B'STRUCTURE - Has the value TRUE If B contains no
return '1';	as if the library clause "library WORK, STD: " preceded	•T'PRED(X) T'VAL(T'POS(X)-1)	signal assignments and contains no calls to procedures
end if ; end loop ;	every library unit. WORK designates whatever library a unit is being analyzed into. STD contains the packages	-T'LEFTOF(X) - T'PRED(X) if T is ascending; T'SUCC(X) if T	which contain signal assignments.
return '0';	STANDARD and TEXTIO.	is descending.	DACKAGES STANDARD AND TOTAL
end WIRED_OR;	*Use clause makes names of packages visible or makes	 T'RIGHTOF(X) - T'SUCC(X) if T is ascending: T'PRED(X) if T is descending. 	PACKAGES STANDARD AND TEXTIO
Procedure body	declarations inside a package visible	Attributes defined on array object or constrained array subtype A.	 STANDARD contains declarations for types BOOLEAN, BIT, CHARACTER, SEVERITY LEVEL, TIME, INTEGER.
procedure ADVANCE (variable STATE : inout CYCLE ; signal ENABLE : out LOGIC) is	use PARTS.MCU; name of entity MCU in library PARTS is visible	A'LEFT(N) - Left bound of the Nth index of A.	CHARACTER, SEVERITY LEVEL, TIME, INTEGER, REAL, NATURAL, POSITIVE, BIT VECTOR, STRING,
 Type, object (no signals), subprogram, attribute 	use PARTS.alf; names of all entities, packages, and	-A'RIGHT(N) - Right bound of the Nth index of A.	and a declaration for function NOW (returns current simulation time),
 declarations, subprogram bodies, attribute specifications. 	configurations in library PARTS are visible	A'HIGH(N) - High bound of the Nth index of A. A'HIGH(N) - High bound of the Nth index of A.	·
and use clauses may occur here begin	use TYPES.TRISTATE ; name of package TRISTATE in library TYPES is visible	A TLOW(N) - Low bound of the Nth index of A. A LOW(N) - Low bound of the Nth index of A.	 TEXTIO contains declarations supporting formatted ASCII I/O. Procedures READ and WRITE (each overloaded
Sequential statements may occur in a procedure STATE := CYCLE'SUCC(STATE);	use TRISTATE.LOGIC; type LOGIC in package TRISTATE is visible	A'RANGE(N) - Bange of the Nth Index of A. *A'RANGE(N) - Range of the Nth Index of A.	for types BIT, BIT_VECTOR, BOOLEAN, CHARACTER, INTEGER, REAL, STRING, and TIME) fetch a value
If STATE = WAIT_STATE then	use TRISTATE.all; names of all declarations in package	A'REVERSE_RANGE(N) - Reverse range of the Nth index *A'REVERSE_RANGE(N) - Reverse range of the Nth index	from a line and put a value to a line, Procedure
ENABLE <= '0' after 5 NS;	TRISTATE are visible use TYPES.TRISTATE.all ; all declarations in package	of A.	READLINE reads a fine from a file; procedure WRITELINE writes a line to a file. Functions ENDLINE
else ENABLE < = '1' after 5 NS;	TRISTATE in library TYPES	 A'LENGTH(N) - Number of values in the Nth index of A. 	and ENDFILE test for end of line or end of file.
end If ;	·	Attributes which are defined on a signal object S: resulting	
end ADVANCE ;	•The declarations in package STD.STANDARD are	attribute names are themselves signals,	
end TRISTATE; end of package body	automatically visible, as if the use clause "use STD.STANDARD.all :" preceded every library unit.	 S'DELAYED(T) - Has the value of S at T units of time 	İ

S'DELAYED(T) - Has the value of S at T units of time before NOW.

The declarations in package STD.STANDARD are automatically visible, as if the use clause "use STD.STANDARD.all;" preceded every library unit.

end TRISTATE; -- end of package body